AMENDMENTS TO THE CLAIMS

Please amend the claims as indicated in the following listing of all claims:

- 1. 20. Canceled
- 21. (Currently Amended) A method comprising:
- speculatively locking a resource to be accessed by an executable computer execution of a first instruction, wherein the locking is performed the resource includes locking the resource prior to determining whether a hazard exists between the access and execution of a second instruction completing a determination of hazards related to the access.
- 22. (Currently Amended) The method of claim 21 wherein the locking the resource includes locking the resource is performed prior to the executable computer first instruction entering a trap stage of an instruction pipeline.
- 23. (Currently Amended) The method of claim 21 wherein the executable computer first instruction is an atomic instruction including a portion to lock the resource and a portion to unlock the resource.
- 24. (Currently Amended) The method of claim 21 wherein determination of a the hazard includes determining whether a read-after-write hazard-exists.
- 25. (Currently Amended) The method of claim 21 wherein the locking the resource includes:
 - locking the resource during an effective address calculation stage of an instruction pipeline.
- 26. (Currently Amended) The method of claim 21 wherein the locking a resource includes locking at least a portion of a cache.

- 27. (Currently Amended) The method of claim 21 wherein the locking a resource includes locking at least one memory address.
- 28. (Currently Amended) The method of claim 21 further comprising unlocking the resource no later than a time at which the executable computer first instruction exits an instruction pipeline, regardless of whether the executable computer first instruction is cancelled.
- 29. (Previously Presented) The method of claim 28 wherein unlocking the resource includes:

unlocking the resource in the normal course of executing the computer instruction.

30. (Currently Amended) The method of claim 28 wherein unlocking the resource includes:

preventing a write portion of the executable computer <u>first</u> instruction from altering information held in at least a portion of the resource.

- 31. (Previously Presented) The method of claim 30 wherein preventing a write portion from altering information includes suppressing writing a value to an architectural storage location.
 - 32. (Currently Amended) A processor comprising:
 - at least one processing core to <u>speculatively</u> lock a resource in response to an access <u>executed</u> by a first an executable computer-instruction prior to <u>determining</u> whether a hazard exists between the access and execution of a second <u>instruction.eompleting</u> a hazard determination related to the access.
- 33. (Currently Amended) The processor of claim 32 further comprising a plurality of processing cores, wherein respective processing cores are adapted to lock the resource in response to respective accesses access by respective executable computer first instructions prior to determining whether a hazard exists between the respective accesses and the second instruction processing cores are adapted to lock the resource in response to respective accesses are adapted to lock the resource in response to respective accesses are adapted to lock the resource in response to respective accesses are adapted to lock the resource in response to respective accesses and the second instruction accesses are adapted to lock the resource in response to respective accesses and the second instruction accesses and the second instruction accesses and the second instruction accesses are adapted to lock the resource in response to respective accesses and the second instruction accesses and the second instruction accesses are adapted to lock the resource in respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction accesses are adapted to lock the respective accesses and the second instruction

- 34. (Currently Amended) The processor of claim 32 wherein said at least one processing core is adapted to lock the resource prior to the executable computer <u>first</u> instruction entering a trap stage of a pipeline.
- 35. (Previously Presented) The processor of claim 32 wherein said at least one processing core is adapted to implement an atomic instruction, wherein implementing the atomic instruction includes locking the resource and unlocking the resource.
- 36. (Previously Presented) The processor of claim 32 wherein said processing core locks the resource before it is determined if a read-after-write hazard exists.
- 37. (Previously Presented) The processor of claim 32 wherein said processing core locks the resource during an effective address calculation stage of a pipeline.
- 38. (Previously Presented) The processor of claim 32 further including a cache, and wherein locking a resource includes locking at least a portion of the cache.
- 39. (Previously Presented) The processor of claim 32 wherein said processing core further includes an output coupled to a memory, and wherein locking a resource includes locking at least one memory address.
- 40. (Currently Amended) The processor of claim 32 further comprising logic to unlock the resource no later than a time at which the executable computer <u>first</u> instruction exits an instruction pipeline, regardless of whether the executable computer <u>first</u> instruction is cancelled.
- 41. (Currently Amended) The processor of claim 40 wherein the processor includes logic to prevent a write portion of the executable computer <u>first</u> instruction from altering information held in at least a portion of the resource if the <u>first computer</u> instruction is cancelled.
- 42. (Previously Presented) A processor adapted to speculatively dispatch a load operation to a cache unit prior to determining whether read-after-write hazards associated with the load operation are present.

- 43. (Previously Presented) The processor of claim 42 wherein the processor is adapted to lock a resource associated with the load operation concurrently with dispatching the load operation.
- 44. (Previously Presented) The processor of claim 43 wherein the processor is further adapted to unlock the resource associated with the load operation no later than a time at which an instruction implementing the load operation exits an instruction pipeline, regardless of whether the instruction is cancelled before exiting the instruction pipeline.
 - 45. (Currently Amended) A processor comprising:
 - means for determining whether a hazard exists between an access to a resource to be performed by a first instruction and execution of a second instruction related to accessing a resource; and
 - means for locking a the resource prior to determining whether the hazard exists to be accessed by an executable computer instruction, wherein locking the resource includes locking the resource prior to completing a determination of hazards related to the access.
- 46. (Currently Amended) The processor of claim 45 wherein the locking means for locking the resource includes means for locking the resource prior to the executable computer first instruction entering a trap stage of an instruction pipeline.
- 47. (Currently Amended) The processor of claim 45 wherein the executable computer <u>first</u> instruction is an atomic instruction including a portion to lock the resource and a portion to unlock the resource.
- 48. (Currently Amended) The processor of claim 45 wherein the <u>determining</u> means for <u>determining a hazard</u> includes means for determining whether a read-after-write hazard exists.
- 49. (Currently Amended) The processor of claim 45 wherein the <u>locking</u> means for <u>locking the resource</u> includes:

- means for locking the resource during an effective address calculation stage of an instruction pipeline.
- 50. (Currently Amended) The processor of claim 45 wherein the locking means for locking a resource includes means for locking at least a portion of a cache.
- 51. (Currently Amended) The processor of claim 45 wherein the locking means for locking a resource includes means for locking at least one memory address.
- 52. (Currently Amended) The processor of claim 45 further comprising means for unlocking the resource no later than a time at which the executable computer <u>first</u> instruction exits an instruction pipeline, regardless of whether the executable computer <u>first</u> instruction is cancelled.
- 53. (Currently Amended) The processor of claim 52 wherein the unlocking means for unlocking the resource-includes:
 - means for unlocking the resource in the normal course of executing the emputer first instruction.
- 54. (Currently Amended) The processor of claim 52 wherein the unlocking means for unlocking the resource includes:
 - means for preventing a write portion of the executable computer <u>first</u> instruction from altering information held in at least a portion of the resource.
- 55. (Currently Amended) The processor of claim 54 wherein the preventing means for preventing a write portion from altering information includes means for suppressing writing of a value to an architectural storage location.